

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Vignits 22313-1450 www.uspio.gov

Bib Data Sheet

CONFIRMATION NO. 1085

Bib Data Sheet							
SERIAL NUMBER 10/810,884	FILING DATE 03/29/2004 RULE	CLASS 438	GROUP ART 2813		ATTORNEY OCKET NO. 00.35459VV2		
APPLICANTS ,							
Toshihiro Sekiguchi, Hidaka-shi, JAPAN;							
Yoshitaka Tadaki, Hanno-shi, JAPAN; Keizo Kawakita, Ome-shi, JAPAN;Hideo Aoki, Hamura-shi, JAPAN; Toshikazu Kumai, Dallas, TX; Kazuhiko Saito, Dallas, TX; Michio Nishimura, Plano, TX; Michio Tanaka, Richardson, TX; Katsuo Yuhara, Ibaraki-ken, JAPAN; Shinya Nishio, Plano, TX; Toshiyuki Kaeriyama, Ibaraki-ken, JAPAN; Songsu Cho, Ibaraki-ken, JAPAN; *** CONTINUING DATA **********************************							
** FOREIGN APPLICATIONS ************************************							
IF REQUIRED, FOREIGN FILING LICENSE GRANTED ** 06/07/2004							
Foreign Priority claimed 35 USC 119 (a-d) conditions met Verified and	yes no no Met afte	STATE OR COUNTRY	SHEETS DRAWING	TOŢAL CLAIMS	INDEPENDENT CLAIMS		
Acknowledged Exa	miner's Signature Init	tials JAPAN	39	8	3		
ADDRESS 020457 ANTONELLI, TERRY, 1300 NORTH SEVEN SUITE 1800 ARLINGTON, VA 22209-3873	STOUT & KRAUS, LLF TEENTH STREET	5					

TITLE Method of manufacturing semiconductor integrated circuit devices having a memory device with a reduced bit line stray capacity and such semiconductor integrated circuit devices					
·	FEES: Authority has been given in Paper No to charge/credit DEPOSIT ACCOUNT No for following:	All Fees 1.16 Fees (Filing) 1.17 Fees (Processing Ext. of time) 1.18 Fees (Issue) Other Credit			